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Abstract—The latching of temporary data is essential in the
Rapid Single Flux Quantum (RSFQ) electronics family. Its
pulse-driven nature requires two or more stable states in almost
all cells. Storage loops must be designed to have exactly two
stable states for binary data representation. In conventional
RSFQ such loops are constructed to have two stable states, e.g.
by using asymmetric bias currents. This bistability naturally
occurs when phase-shifting elements are included in the circuitry,
such as -Josephson junctions or a -phase shift associated with
an unconventional ( -wave) order parameter symmetry. Both
approaches can be treated completely analogously, giving the
same results. We have demonstrated for the first time the correct
operation of a logic circuit, a toggle-flip-flop, using rings with
an intrinsic -phase shift ( -rings) based on hybrid high- to
low- Josephson junctions. Because of their natural bistability
these -rings improve the device symmetry, enhance operation
margins and alleviate the need for bias current lines.
Index Terms—Superconducting devices, -phase shift.
I. INTRODUCTION
RAPID SINGLE flux quantum (RSFQ) electronics is basedon connected superconducting rings containing stan-
dard Josephson tunnel junctions and bias current sources [1].
Josephson junctions act as gates between superconducting loops
for controlled transfer and storage of data, which is represented
by magnetic flux quanta . This first application of
macroscopic quantum effects in digital computing is one of
today’s most promising candidates to overcome several serious
problems in the established CMOS technology [2].
The typical current-voltage characteristic of circuit elements
in CMOS technology is replaced by the current-phase charac-
teristic of two terminal devices in superconductor electronics. In
this way, the phase difference of the macroscopic wave func-
tion between the nodes of the circuit elements acts as a new state
variable, replacing the voltage.
The operation of RSFQ circuits is based on elementary
building blocks for transport, decision, and storage of data [3].
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Since RSFQ is a pulse based logic, the temporary latching
of data is an essential task in many RSFQ logic cells. Hence,
internal states need to be implemented in those cells, which is
achieved by using the flux quantization in a superconducting
ring structure. The rings have to be designed in such a way as to
have exactly two stable states in order to represent binary data.
In comparison to standard junctions, -junctions exhibit a
phase shift of in their current-phase characteristic. If a -junc-
tion, or a -phase shift associated with an unconventional order
parameter symmetry [4] is included in a superconducting loop,
with dimensions of practical interest, a spontaneous circulating
current arises to create a second -phase drop around the loop.
Depending on the direction of this current, the second -phase
drop either adds to or subtracts from the initial phase drop re-
sulting in a total phase change around the loop of or 0, re-
spectively. The magnetic flux associated with this persistent cir-
culating current is a fraction of a flux quantum, growing asymp-
totically to a half flux quantum in the large inductance limit [5].
For convenience we will refer to this spontaneously generated
flux as a half flux quantum. These spontaneously generated half
flux quanta are the base for building a bistable system in which
the polarity of the flux is controllably toggled by passing a cur-
rent pulse [6]. Such rings can be straightforwardly used for all
kinds of cells with internal states. In addition, it has been pro-
posed to use -junctions in a non-switching mode to reduce the
inductance in RSFQ circuits [7] and to employ the self-biasing
effect in -loops for the reduction of bias currents [8]. In this
work, instead of -junctions [9] we use the -phase shift based
on -wave order parameter symmetry in high- cuprate super-
conductors.
Here we provide a further description on the first successful
integration of phase-biased superconducting rings in a logic
circuit, as reported recently in [10]. A toggle-flip-flop (TFF) was
realized whose internal states, represented by the polarity of half
flux quanta in -rings, can be controllably toggled by applying
single flux quantum pulses. First we will discuss the stability
of storage loops and the advantages of incorporating -phase
shifts in bistable cells. This is followed by a numerical circuit
analysis of the TFF, clearly confirming the improved stability
due to the incorporation of -phase shift elements. In the final
section we present the practical realization of the device and
the experiments demonstrating the controlled toggling of the
internal state.
II. STABILITY OF A STORAGE LOOP
To convey the benefits of incorporating intrinsic -phase
shifts in bistable cells, we start by analyzing a storage loop
with two junctions as shown in Fig. 1(a). We do not consider
connections to other cells for the moment or any currents
flowing through the input and output terminals.
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Fig. 1. (a) Conventional storage loop with asymmetric bias current; (b) storage
loop with an integrated -phase shift.
Fig. 2. Contour plot of the free energy for a storage loop with symmetric pa-
rameters (a) and with an asymmetric external current source I (b). The stable
states are marked with the corresponding amount of flux quanta (A :  1,
B : 0 or C : +1) stored in the loop inductance L . In both plots we have
used  = 2.
A simple storage loop with two equal junctions , with
critical current according to Fig. 1(a) can be described with
the free energy:
(1)
where , are the phase differences across the junctions,
is the asymmetric bias current, and is the total inductance
of the storage loop. The resulting energy landscape from (1) is
depicted in Fig. 2 for different values of the bias current. The
screening parameter of the storage loop was
chosen to be . The minima in the contour plots correspond to
energetically stable states and are marked by the number of flux
quanta stored in the loop. Without an external bias current the
device is symmetric and the free energy has one, three or a larger
odd number of stable states, depending on the loop inductance
(see Fig. 2(a)). When the bias current is increased to , the
storage loop becomes bistable as can be seen in Fig. 2(b).
We can plot the free energy as a function of the flux through
the loop with the asymmetric current as a parameter and
observe its influence on the stability of the states. The plot in
Fig. 3(a) shows for normalized bias current the sta-
bility of all three states (interpreted as local minima) and the
height of the separating barrier (see Fig. 3(b)). When the asym-
metric bias current is increased, the state vanishes and state
becomes more stable. For the states and have
Fig. 3. (a) The free energy versus the magnetic flux  = ( =2L)('  
' ) in the inductor L ( = 2) with stable pointsA,B andC for different
values of the bias current I ; (b) the height of the separating barrier between the
stable points.
equal free energy and their separating barrier reaches a max-
imum. This is the ideal configuration for a well designed bistable
storage loop in an RSFQ circuit.
A further increase of results finally in the vanishing of state
and the system is no longer bistable (see last curve for
in Fig. 3(a)). The artificial generation of a two level system
makes the design of RSFQ logic cells strongly asymmetric and
acts often as the most critical parameter for the correct opera-
tion.
In comparison to classical RSFQ circuits with asymmetric
configurations, the superconducting loop with an internal
-phase shift (schematic shown in Fig. 1(b)) is an inherent two
state system even for low inductance values. In comparison
to standard RSFQ circuits, this storage loop is a new circuit
element and shows almost the same behavior as the asym-
metrically biased loop (see Fig. 4), but it is less sensitive to
parameter deviations (as will be shown later) and it does not
need any current source—simply due to its topology.
When using asymmetric bias sources, we can not avoid the
redistribution currents into other parts of the circuit. These cur-
rents complicate the design by requiring a careful optimization
of the affected elements in the circuit. With -loops this effect is
strongly diminished, presenting an advantage in RSFQ design.
III. DESIGN AND ANALYSIS OF DIGITAL CIRCUITS
Due to the enhanced circuit symmetry and reduced need for
bias currents, storage loops containing intrinsic -phase shifts
are expected to result in an improved robustness against param-
eter spread. By analyzing the sensitivity to parameter spread we
could indeed observe an improved stability over conventional
RSFQ in all the cells that possess an internal state. We demon-
strate the results for a toggle-flip-flop (TFF) with an ideal pa-
rameter set as shown in Fig. 5 [10].
The internal state of the -shift TFF is represented by the cir-
culating currents in the two flip-flop loops encompassing the
storage inductance (see Fig. 5). In the initial state, both
-rings carry the initial currents (marked with dashed arrows)
corresponding to the -phase shift in the loops. These currents
favor the switching of and over and when a SFQ
pulse enters the TFF through . Their switching toggles the
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Fig. 4. Free energyU as a function of enclosed magnetic flux for three different
superconducting loop configurations: (a) a standard two-junction SQUID loop;
(b) a conventional RSFQ storage loop, comprising of a SQUID with an external
current source; (c) the new configuration with an intrinsic -phase shift.
Fig. 5. Schematic of the TFF with two outputs. The critical currents of junc-
tions J1 . . . J7 are 126 A.
internal state, reversing the direction of the currents around the
two loops, and an output pulse leaves the flip-flop through junc-
tion . If a second pulse arrives at the input it is transferred to
the other output junction by switching and this time,
which toggles the internal state again to its initial position.
A Monte Carlo variation of all circuit parameters was per-
formed to analyse the stability of the flip-flop against varia-
tions caused by the fabrication process. For that purpose, several
thousand parameter-sets which had normal distributed random
values with a standard deviation for all adjustable parame-
ters (critical currents, inductances and bias currents) were used.
The circuit’s correct operation was checked by automatic circuit
simulation runs. We used the parameters from the circuit realiza-
tion containing -rings [10] and the parameters for a standard
Niobium 1 realization of the FLUXONICS Foundry
[11] for the simulation-based yield comparison shown in Fig. 6.
In RSFQ circuitry, SFQ pulses are usually fed to a flip-flop via
a Josephson Transmission Line (JTL). Fig. 7 shows an example
of this JTL circuit. Based on the layout of the JTL, cells are de-
signed noticing the conditions for cell matching [12]. Standard
library design methods are normally used, i.e., the bias level
Fig. 6. Simulation of fabrication yield for our best conventional TFF in com-
parison to a realization including the features of -rings. All critical currents,
all bias currents and the global inductance scaling are normal distributed around
the design value with the given standard deviation of .
Fig. 7. Schematic and parameters for the Josephson transmission line as used
in our first -shift realization.
Fig. 8. Cross section of a ramp-type tunnel junction between YBCO and Nb
with a gold barrier and an upper Nb-groundplane.
in different cells must be balanced so that only negligible cur-
rents will pass through their interfaces. Special care must also be
taken to avoid creating additional loops with intrinsic -phase
shifts when interconnecting the cells. For instance, the two junc-
tions in the JTL shown in Fig. 7 have to be -junctions if the
cells to which the JTL connects also have a -junction at their
interfaces. There is no significant advantage in using -rings in
a JTL, splitter, or confluence buffer, because these cells do not
have an internal state and therefore the bistable mechanism of a
loop with intrinsic -phase shifts is dispensable.
IV. -SHIFT RSFQ CIRCUIT REALIZATION AND EXPERIMENTAL
RESULTS
The toggle-flip-flop with integrated -loops was imple-
mented using YBCO-Au-Nb ramp-type junction technology
[13]. A cross-section of this type of junction is depicted
in Fig. 8. The -wave induced -shifts have already been
observed in SQUIDs containing these high- to low-
Josephson junctions [14], and the spontaneous generation
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Fig. 9. The flip-flop kernel as the main part of the later shown final circuit (see
right part of Fig. 12) is created by Josephson junctions J2–J5. The groundplane
is not shown in this photograph, but the vias to ground are marked.
Fig. 10. Microphotograph of the SQUID structure before deposition of the top-
groundplane.
of half-integer flux quanta related to these -shifts has been
demonstrated [15], [16]. Fig. 9 visualizes the actual toggle-flip
flop, without any bias source in its core (usually connected to
node 1). The junctions – generate a total phase shift of
from node 1 to ground. To prevent a spontaneous circulating
current, we need an extra -shift between node 1 and the input
driver junction . This -shift is generated between and
. is a non-switching (passive) junction behaving like a
small parasitic inductor. The junction parameters were adjusted
to obtain a critical current per junction width of 12 .
We estimated a maximum junction width of 13.5 , above
which we enter the long junction limit region, usually defined
as four times the Josephson penetration depth.
RSFQ circuits require well defined inductances. Therefore,
we modified the process by adding an upper Niobium ground-
plane to define microstrip lines and we calculated and measured
inductance values for different configurations. The sheet induc-
tances of YBCO and Nb and their temperature dependencies
were measured using a SQUID structure as shown in Fig. 10.
The measured inductance of Niobium microstrip lines fits well
with calculations and reported values for standard Niobium pro-
cesses. We measured higher inductance values of the YBCO-
groundplane configuration in comparison to our assumptions.
Fig. 11. Temperature dependence of the sheet inductance for a 5 m wide mi-
crostrip line fabricated in YBCO as well as in Nb with respect to a Nb ground-
plane on top.
The plot in Fig. 11. gives a first impression of the sheet induc-
tance values for the two mentioned layers. However, the num-
bers may change in further process development. The charac-
teristic voltage of our first sample with groundplane is about
110 , limiting the output voltage to 55 . Previous single
junction samples fabricated without groundplane show charac-
teristic voltages up to 700 , and it is our expectation that this
will also be feasible with a groundplane.
To demonstrate the quantum precise operation, we create
SFQ pulses in a classical dc/SFQ-converter and feed them via a
JTL into the TFF. A micrograph of the sample after deposition
of the groundplane and the complete circuit scheme with input
and output circuitry is shown in Fig. 12. The TFF internal
state can be read out with a two junction SQUID nested in the
middle of the storage loop. The working point of the SQUID
is adjusted by the bias currents and to create an output
voltage for one state and no voltage for the other state. We
measured the correct toggle-operation for each incoming SFQ
pulse in the temperature range from 5.3 to 5.8 Kelvin at low
speed. Fig. 13 shows the low speed measurement of the output
voltage switching at each rising ramp of the input current. This
is the first experimental proof for an RSFQ circuit operation
based on the active switching of flux quanta between loops
with an intrinsic -phase shift.
In this sample, an extra ground plane layer was introduced
for the first time to the standard fabrication process. This intro-
duced a change in the nominal values of the current density of
30% and the YBCO sheet inductances of 100%. But even with
this deviation from the design values, we could observe correct
functioning in a range of 18% for bias current , demon-
strating the enhanced tolerance of our design. For future sam-
ples with critical current density and inductance values closer to
the design values, we expect an operation range of 55%.
V. CONCLUSION
We have successfully demonstrated the digital operation of an
RSFQ logic circuit with intrinsic phase shifts, even with con-
siderable parameter deviations between design and fabrication.
This supports the predicted significant improvement in tolerance
against parameter deviations by employing phase shifting ele-
ments in RSFQ electronics. Besides the advantage of strongly
improved stability against parameter spread, circuits employing
-rings are more compact due to smaller inductances and less
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Fig. 12. Micrograph and schematic of the fabricated dc/SFQ-JTL-SFQ/dc circuit with the following junction widths: J3; J4 : 7:5 m; Jo1 : 8 m; J1 : 9 m;
J2; Jo2 : 9:5 m; Ji2 : 10 m; Ji4; Ji5 : 10:5 m; J5 : 11 m; Ji1; Ji3 : 13 m. The two non-switching junctions Jp1, Jp2 are larger than the short
junction limit. The critical current per unit width is 12 A=m.
Fig. 13. The measured output voltage with a triangular input current of about 1
mA amplitude. On each rising ramp of this input signal a SFQ pulse is generated,
then transferred to the TFF where it toggles its internal state. The output signal
for a larger input signal is shown in [10].
bias current supplies. This leads to a simplification in the cir-
cuit design and smaller, more symmetric circuits with relaxed
requirements to the fabrication process. Our first flip-flop real-
ization needs only a quarter of the size of a standard TFF in
established Niobium technology with the same feature size of
about 2.5 , even without having strived for miniaturization
in this first design.
REFERENCES
[1] K. K. Likharev and V. K. Semenov, “RSFQ logic/memory family: A
new Josephson-junction technology for sub-terahertz-clock-frequency
digital systems,” IEEE Trans. Appl. Superconductivity, vol. 1, no. 1, pp.
3–28, 1991.
[2] V. V. Zhirnov, J. A. Hutchby, G. I. Bourianoff, and J. E. Brewer,
“Emerging Research Logic Devices,” IEEE Circuits & Devices Mag-
azine, vol. 21, no. 3, pp. 37–46, 2005.
[3] D. K. Brock, E. K. Track, and J. M. Rowell, “Superconductor ICs:
the 100-GHz second generation,” IEEE Spectrum, vol. 37, no. 12, pp.
40–46, 2000.
[4] C. C. Tsuei and J. R. Kirtley, “Pairing symmetry in cuprate supercon-
ductors,” Reviews of Modern Physics, vol. 72, no. 4, pp. 969–1016,
2000.
[5] J. R. Kirtley, K. A. Moler, and D. J. Scalapino, “Spontaneous flux and
magnetic-interference patterns in 0-  Josephson junctions,” Physical
Review B, vol. 56, no. 2, pp. 886–891, 1997.
[6] A. B. Kuklov, V. S. Boyko, and J. Malinsky, “Instability in the current-
biased 0-  Josephson junction,” Physical Review B, vol. 51, no. 17,
pp. 11 965–11 968, 1995.
[7] A. V. Ustinov and V. K. Kaplunenko, “Rapid single-flux quantum logic
using -shifters,” Journ. Appl. Phys., vol. 94, no. 8, pp. 5405–5407,
2003.
[8] H. J. H. Smilde, “Josephson Contacts between High- T and Low-
T Superconductors,” Ph.D. dissertation, , University of Twente, En-
schede, The Netherlands, 2001.
[9] V. V. Ryazanov, V. A. Oboznov, A. Y. Rusanov, A. V. Veretennikov, A.
A. Golubov, and J. Aarts, “Coupling of two superconductors through a
ferromagnet: Evidence for a  junction,” Physical Review Letters, vol.
86, no. 11, pp. 2427–2430, 2001.
[10] T. Ortlepp, Ariando, O. Mielke, C. J. M. Verwijs, K. F. K. Foo, H.
Rogalla, F. H. Uhlmann, and H. Hilgenkamp, “Flip-flopping fractional
flux quanta,” Science, vol. 312, no. 5779, pp. 1495–1497, 2006.
[11] “FLUXONICS Foundry for design and fabrication of RSFQ circuits,”
[Online]. Available: http://www.fluxonics-foundry.org
[12] P. Bunyk, K. Likharev, P. Litskevitch, A. Rylyakov, and D. Zinoviev,
RSFQ cell library SUNY at Stony Brook, Technical Report 15, May
1999 [Online]. Available: http://pavel.physics.sunysb.edu/RSFQ/pub-
lications.html
[13] H. J. H. Smilde, H. Hilgenkamp, G. Rijnders, H. Rogalla, and D. H. A.
Blank, “Enhanced transparency ramp-type Josephson contacts through
interlayer deposition,” Applied Physics Letters, vol. 80, no. 24, pp.
4579–4581, 2002.
[14] H. J. H. Smilde, Ariando, D. H. A. Blank, H. Hilgenkamp, and H.
Rogalla, “ -SQUIDs based on Josephson contacts between high- T
and low- T superconductors,” Physical Review B, vol. 70, p. 024519,
2004.
[15] J. R. Kirtley, C. C. Tsuei, Ariando, C. J. M. Verwijs, S. Harkema, and
H. Hilgenkamp, “Angle-resolved phase-sensitive determination of the
in-plane gap symmetry in YBa Cu O ,” Nature Physics, vol. 2,
2006, pp. 353-353.
[16] H. Hilgenkamp, Ariando, Smilde, D. H. A. Blank, G. Rijnders, H. Ro-
galla, J. Kirtley, and C. Tsuei, “Ordering and manipulation of the mag-
netic moments in large-scale superconducting -loop arrays,” Nature,
vol. 422, pp. 50–53, 2003.
